

CJC8974A

Stereo CODEC and 3W Audio Power Amplifier for Portable Audio Applications

Edition	Author	Date	Description
V1.0	By TF	2018.11	Stereo CODEC and 3W Audio Power Amplifier for Portable Audio Applications

www.eshine-ic.com - 1 - 11/05/2018



DESCRIPTION

The CJC8974A is a low power, high quality stereo CODEC designed for portable digital audio applications and a mono bridged audio power amplifier capable of delivering 3W of continuous average power into a Ω load with less than 10% THD when powered by a 5V power supply.

The device integrates complete interfaces to ONE stereo headphone or line out ports. External component requirements are drastically reduced as no separate headphone amplifiers are required. Advanced on-chip digital signal processing performs graphic equaliser, 3-D sound enhancement and automatic level control for the microphone or line input. The CJC8974A can operate as a master or a slave, with various master clock frequencies including 12 or 24MHz for USB devices, or standard 256fs rates like 12.288MHz and 24.576MHz. Different audio sample rates such as 96kHz, 48kHz, 44.1kHz are generated directly from the master clock without the need for an external PLL.

To conserve power in portable applications, the CJC8974A micropower shutdown mode (IQ = $0.6\,\mu\text{A}$, typ) is activated when VDD is applied to the SHUTDOWN pin.Boomer audio power amplifiers are designed specifically to provide high power, high fidelity audio output. They require few external components and operate on low supply voltages from 2.0V to 5.5V. Since the CJC8974A does not require output coupling capacitors, bootstrap capacitors, or snubber networks, it is ideally suited for low-power portable systems that require minimum volume and weight.

The CJC8974A operates at supply voltages down to 1.8V, although the digital core can operate at voltages down to 1.5V to save power, and the maximum for all supplies is 3Volts. Different sections of the chip can also be powered down under software control. The CJC8974A is supplied in a very small and thin 5x5mm COL package, ideal for use in hand-held and portable systems.

www.eshine-ic.com - 2 - 11/05/2018



FEATURES

- DAC SNR 91dB ('A' weighted), THD –81.2dB at 48kHz, 1.8V
- ADC SNR 92.7dB ('A' weighted), THD -82dB at 48kHz, 1.8V
- 2x On-chip Headphone Drivers
 - -THD –78dB , SNR 93dB with 16Ω load Hz, 1.8V
- Digital Graphic Equaliser
- Low Power
 - -7mW stereo playback (1.8V supplies)
 - -13mW record and playback (1.8V supplies)
- Low Supply Voltages
 - -Analogue 1.8V to 3V
 - -Digital core: 1.5V to 3V
 - -Digital I/O: 1.8V to 3V
- 256fs / 384fs or USB master clock rates: 12MHz, 24MHz
- Audio sample rates: 8, 11.025, 16, 22.05, 24, 32, 44.1, 48,
- 88.2, 96kHz generated internally from master clock
- PO at 10% THD+N, 1kHz
- LD: 3Ω , 4Ω loads 3W (typ), 2.5W (typ)
- All other packages: 8Ω load 1.5W (typ)
- Shutdown current 0.6 µA (typ)
- Supply voltage range 2.0V to 5.5V
- THD at 1kHz at 1W continuous average output power
- into 8Ω 0.5% (max)
- 5x5mm COL package


APPLICATIONS

- Portable Multimedia players
- Multimedia handsets
- Handheld gaming

www.eshine-ic.com - 3 - 11/05/2018



BLOCK DIAGRAM



www.eshine-ic.com - 4 - 11/05/2018



TABLE OF CONTENTS


DESCRIPTION	- 2 -
FEATURES	- 3 -
APPLICATIONS	- 3 -
TABLE OF CONTENTS	- 5 -
PIN CONFIGURATION AND DEVICE MARKING	- 7 -
PIN DESCRIPTION	
ABSOLUTE MAXIMUM RATINGS	
RECOMMENDED OPERATION CONDITIONS	- 9 -
ELECTRICAL CHARACTERISTICS	-
POWER CONSUMPTION	
Amplifier ELECTRICAL CHARACTERISTICS	
SIGNAL TIMING REQUIREMENTS	
SYSTEM CLOCK TIMING	15 -
AUDIO INTERFACE TIMING – MASTER MODE	
AUDIO INTERFACE TIMING – SLAVE MODE	
CONTROL INTERFACE TIMING – 2-WIRE MODE	
INTERNAL POWER ON RESET CIRCUIT	
DEVICE DESCRIPTION	
INTRODUCTION	
INPUT SIGNAL PATH	22 -
SIGNAL INPUTS	
DC MEASUREMENT	
MONO MIXING	24 -
PGA CONTROL	24 -
ANALOGUE TO DIGITAL CONVERTER (ADC)	26 -
ADC DIGITAL FILTER	26 -
DIGITAL ADC VOLUME CONTROL	27 -
3D STEREO ENHANCEMENT	28 -
OUTPUT SIGNAL PATH	29 -
DIGITAL DAC VOLUME CONTROL	29 -
GRAPHIC EQUALISER	30 -
DIGITAL TO ANALOGUE CONVERTER (DAC)	31 -
OUTPUT MIXERS	33 -
ANALOGUE OUTPUTS	35 -
LOUT/ROUT COMMON GROUND FEEDBACK (HPCOM)	37 -
ENABLING THE OUTPUTS	37 -
THERMAL SHUTDOWN	38 -
DIGITAL AUDIO INTERFACE	39 -
MASTER AND SLAVE MODE OPERATION	39 -
AUDIO DATA FORMATS	40 -
AUDIO INTERFACE CONTROL	



AUDIO INTERFACE OUTPUT TRISTATE	44 -
MASTER MODE LRC ENABLE	44 -
BIT CLOCK MODE	45 -
CLOCKING AND SAMPLE RATES	46 -
CONTROL INTERFACE	49 -
POWER SUPPLIES	50 -
POWER MANAGEMENT	51 -
STOPPING THE MASTER CLOCK	52 -
SAVING POWER BY REDUCING BIAS CURRENTS	52 -
SAVING POWER BY REDUCING OVERSAMPLING RATE	53 -
SAVING POWER AT HIGHER SUPPLY VOLTAGES	53 -
REGISTER MAP	54 -
DIGITAL FILTER CHARACTERISTICS	56
DAC FILTER RESPONSES	57
3D STEREO ENHANCEMENT	59
BASS BOOST FUNCTION	
Treble Filter Characteristic	67
LINE INPUT CONFIGURATION	68
HEADPHONE OUTPUT CONFIGURATION	
LINE OUTPUT CONFIGURATION	69
MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS	69
POWER MANAGEMENT EXAMPLES	
APPLICATIONS INFORMATION	71
RECOMMENDED EXTERNAL COMPONENTS	71
BRIDGE CONFIGURATION EXPLANATION	72
MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS	73
PACKAGE DIMENSIONS	74



PIN CONFIGURATION AND DEVICE MARKING



www.eshine-ic.com - 7 - 11/05/2018



PIN DESCRIPTION

PIN	NAME	TYPE	DESCRIPTION
NO			
1	SCLK	I	Control Interface Clock Input
2	MCLK	I	Master Clock
3	DVDD	Supply	Digital Core Supply AND I/O Supply
4	DGND	Supply	Digital Ground
5	BCLK	I/O	Audio Interface Bit Clock
6	DACDAT	I	DAC Digital Audio Data
7	LRC	I/O	Audio Interface Left / Right Clock
8	ADCDAT	О	ADC Digital Audio Data
9	HPCOM	I	LOUT and ROUT common mode output
10	ROUT	О	Right Output (Line or Headphone)
11	LOUT	О	Left Output (Line or Headphone)
12	HPGND	Supply	Supply for Analogue Output Drivers (LOUT, ROUT)
13	HPVDD	Supply	Supply for Analogue Output Drivers (LOUT, ROUT, MONOUT)
14	AVDD	Supply	Analogue Supply
15	AGND	Supply	Analogue Ground (return path for AVDD)
16	VREF	О	Reference Voltage Decoupling Capacitor
17	VMID	О	Midrail Voltage Decoupling Capacitor
18	GND	Supply	Analogue Ground
19	VO2	О	VO2 Output
20	SHUTDOWN	I	Shitdown Control 1=off, 0=on
21	BYPASS	I	Voltage Reference
22	VDD	Supply	Analogue Supply
23	+IN	I	Audio amplifier input +
24	-IN	I	Audio amplifier input -
25	VO1	0	VO1 Output
26	RINPUT	I	Right Channel Input
27	LINPUT	I	Left Channel Input
28	SDIN	I/O	Control Interface Data Input / 2-wire Acknowledge output

www.eshine-ic.com - 8 - 11/05/2018



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuous operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically to damage from excessive static voltages. Proper ESD precautions must be taken during handling of this device.

Chinaic Semiconductor tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at $<30 \, \text{C} / 85\%$ Relative Humidity. Not normally stored in moisture barrier bag. **MSL2** = out of bag storage for 1 year at $<30 \, \text{C} / 60\%$ Relative Humidity. Supplied in moisture barrier bag. **MSL3** = out of bag storage for 168 hours at $<30 \, \text{C} / 60\%$ Relative Humidity. Supplied in moisture barrier bag. The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Supply voltages	-0.3V	+3.6V
Voltage range digital inputs	DGND -0.3V	DVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Operating temperature range, TA	-25 ℃	+85 ℃
Storage temperature after soldering	-65 ℃	+150 ℃

Notes:

- 1. Analogue and digital grounds must always be within 0.3V of each other.
- 2. All digital and analogue supplies are completely independent from each other.

RECOMMENDED OPERATION CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital supply range (Buffer)	DVDD	1.8		3.3	V
Analogue supplies range	AVDD, HPVDD	1.8		3.3	V
Ground	AGND,DGND, HPGND		0		V

www.eshine-ic.com - 9 - 11/05/2018



ELECTRICAL CHARACTERISTICS

Test Conditions

DVDD = AVDD = HPVDD = 1.8V, TA $= +25\,^{\circ}\text{C}$, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue Inputs (LINPUT, R	INPUT) to AI	OC out				
Full Scale Input Signal	VINFS	AVDD = 2.4V	0.690	0.727	0.763	Vrms
Level (for ADC 0dB Input		AVDD = 1.8V	0.480	0.545	0.610	
at 0dB Gain)		AVDD = 1.0 V	0.400	0.545	0.010	
Input Resistance	RIN	L/RINPUT to ADC, PGA gain = 0dB	16	22		kΩ
		L/RINPUT to ADC,	1.5	2.8		
		PGA gain = +30dB	1.0			
Input Capacitance				10		pF
Signal to Noise Ratio	SNR	AVDD = 2.4V		93		dB
(A-weighted)		AVDD = 1.8V		91		
Total Harmonic Distortion + Noise	THD+N	-6dBr input, AVDD = 2.4V		-84		
1,010		-1dBr input, AVDD = 1.8V		-81		dB
ADC Channel Separation		min		89		dB
		1kHz signal		116		
Analogue Outputs (LOUT, RO	OUT)					
0dB Full scale output	VOUTFS	AVDD = 2.4V	0.690	0.727	0.763	Vrms
voltage		AVDD = 1.8V	0.507	0.545	0.583	
Signal to Noise Ratio	SNR	AVDD = 2.4V		96		JD.
(A-weighted)		AVDD = 1.8V		93		dB
Total Harmonic Distortion +	THD+N	-0dBr input,		9.6		
Noise		AVDD = 2.4V		86		
		-2dBr input,		88		
		AVDD = 2.4V		00		dB
		-0dBr input,		78		ub
		AVDD = 1.8V		70		
		-4dBr input,		85		
		AVDD = 1.8V		0.5		

www.eshine-ic.com - 10 - 11/05/2018



Test Conditions

 $DVDD = AVDD = HPVDD = 1.8V \quad , TA \quad = +25 \quad ^{\circ}C \, , \ 1kHz \ signal, \ fs = 48kHz, \ PGA \ gain = 0dB, \ 24-bit \ audio \ data \ unless \ otherwise \ stated.$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Headphone Outp	ut (LOUT/RO	OUT, AC coupled to load)				•
Total Harmonic	THD+N	HPVDD=2.4V, RL=16		77		dB
Distortion +		Ω PO=5mW				
Noise		HPCOM=LCOM=1				
		DACMIXBIAS=1				
		HPVDD=1.8V, RL=16		78		dB
		Ω PO=5mW				
		HPCOM=LCOM=0				
		DACMIXBIAS=1				
Signal to Noise	SNR	HPVDD=2.4V,		90		dB
Ratio		HPCOM=LCOM=1		. <		
(A-weighted)		DACMIXBIAS=1				
		HPVDD=1.8V,		93		dB
		HPCOM=LCOM=0				
		DACMIXBIAS=0				
Analogue Referen	nce Levels					
Midrail	VMID		-3%	AVDD/2	+3%	V
Reference						
Voltage		• 4				
Buffered	VREF	111	-3%	AVDD/2	+3%	V
Reference						
Voltage						
Digital Input / Ou	itput					_
Input HIGH	VIH		0.7×DB			V
Level			VDD			
Input LOW	VIL				0.3×DVDD	V
Level						
Output HIGH	VOH	IOH = +1mA	0.9×DB			V
Level			VDD			
Output LOW	VOL	IOL = -1mA			0.1×DVDD	V
Level						

www.eshine-ic.com - 11 - 11/05/2018



Test Conditions

 $DVDD = AVDD = HPVDD = 1.8V \;,\; TA \quad = +25\; \Upsilon \;,\; 1kHz \; signal, \; fs = 48kHz, \; PGA \; gain = 0dB, \; 24\text{-bit audio data unless otherwise stated}.$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
DAC to Line-Out (L/ROUT with 10kΩ load)									
Signal to Noise Ratio	SNR	AVDD = 2.4V		96		dB			
(A-weighted)		HPCOM=LCOM=1							
		AVDD=1.8V		93					
		HPCOM=LCOM=0							
Total Harmonic Distortion	THD+N	AVDD = 2.4V		86		dB			
+ Noise		HPCOM=LCOM=1							
		AVDD=1.8V		87					
		HPCOM=LCOM=0							
Channel Separation		min		102		dB			
		1kHz signal	4	110					

www.eshine-ic.com - 12 - 11/05/2018



POWER CONSUMPTION

The power consumption of the CJC8974A depends on the following factors.

- Supply voltages: Reducing the supply voltages also reduces supply currents, and therefore results in significant power savings, especially in the digital sections of the CJC8974A.
- Operating mode: Significant power savings can be achieved by always disabling parts of the CJC8974A that are not used (e.g. mic pre-amps, unused outputs, DAC, ADC, etc.)

AVDD=HPVI	AVDD=HPVDD=DVDD=1.8V								
	DACMIX		ADC	DAC		HP	DC	DB	
MODE	BIAS	VSEL	OSR	OSR	AVDD	VDD	VDD	VDD	UNIT
	1	11	1	1	1.639	0.318	1.16	0.104	
	0	0	0	0	2.361	0.558	1.216	0.187	
nlowbook	0	1	0	0	2.359	0.455	1.219	0.187	A
playback	0	10	0	0	2.354	0.351	1.219	0.187	mA
	1	0	0	0	2.08	0.558	1.229	0.187	
	0	11	0	0	2.326	0.351	1.2	0.187	
	0	0	0	0	6.511	0.558	2	0.206	
	0	1	0	0	6.516	0.455	1.98	0.206	
record &	0	10	0	0	6.488	0.351	1.99	0.206	A
playback	1	11	1	1	4.437	0.351	1.84	0.123	mA
	0	11	1	1	4.7	0.351	1.79	0.123	
	0	11	0	0	6.341	0.351	1.952	0.206	

Notes:

- 1. All figures are at TA = +25 °C, Slave Mode, fs = 48kHz, MCLK = 12.288 MHz (256fs),
- 2. The power dissipated in the headphone is not included in the above table.

www.eshine-ic.com - 13 - 11/05/2018



Amplifier electrical characteristics

The following specifications apply for VDD = 5V and RL = 8Ω unless otherwise specified. Limits apply for TA = 25°C.

Symbol	Parameter	Conditions		amplifier		
			Min	Тур	Limit	Units
VDD	Supply Voltage		2.0		5.5	V
IDD	Quiescent Power Supply	VIN = 0V, $Io = 0A$		6.5	10.0	mA
	Current					
ISD	Shutdown Current	VPIN1 = VDD		0.6	2	uA
VOS	Output Offset Voltage	VIN = 0V		5.0	50	mV
Po	Output Power	THD = 1%, f = 1kHz				W
		$R_{ m L}=4\Omega$	(2		
		$R_{\rm L} = 8\Omega$		1.2		
		THD = 1%, f = 1kHz				W
		$R_{\rm L} = 4\Omega$		2.5		
		$R_{\rm L} = 8\Omega$		1.5		
THD+	Total Harmonic	20 Hz $\leq f \leq 20$ kHz, AVD = 2				%
N	Distortion+Noise	$R_L = 4\Omega$, $P_O = 1.6W$		0.13		
		$R_L = 8\Omega$, $P_O = 1W$		0.25		
PSRR	Power Supply Rejection	VDD = 4.9V to 5.1V		60		DB
	Ratio					

www.eshine-ic.com - 14 - 11/05/2018



SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK TIMING




Figure 1 System Clock Timing Requirements

Test Conditions

CLKDIV2=0, DVDD = 1.8V, DGND = 0V, TA = $+25^{\circ}$ C, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
System Clock Timing Information					
MCLK System clock pulse width high	TMCLKL	21			ns
MCLK System clock pulse width low	Тмськн	21			ns
MCLK System clock cycle time	TMCLKY	54			ns
MCLK duty cycle	TMCLKDS	60:40		40:60	ns

Test Conditions

CLKDIV2=1, DVDD = 1.8V, DGND = 0V, TA = +25 C, Slave Mode fs = 48kHz, MCLK = 384fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT			
System Clock Timing Information								
MCLK System clock pulse width high	TMCLKL	10			ns			
MCLK System clock pulse width low	Тмськн	10			ns			
MCLK System clock cycle time	TMCLKY	27			ns			

www.eshine-ic.com - 15 - 11/05/2018



AUDIO INTERFACE TIMING - MASTER MODE




Figure 2 Digital Audio Data Timing – Master Mode

Test Conditions

DVDD = 1.8V, DGND = 0V, TA = +25 C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT				
Bit Clock Timing Information									
BCLK rise time (10pF load)	tBCLKR			3	ns				
BCLK fall time (10pF load)	tBCLKF			3	ns				
BCLK duty cycle (normal mode, BCLK = MCLK/n)	tBCLKDS		50:50						
BCLK duty cycle (USB mode, BCLK =	tBCLKDS		Tmclkds						
MCLK)									
Audio Data Input Timing Information									
DACLRC propagation delay from BCLK	tDL			10	ns				
falling edge									
ADCDAT propagation delay from BCLK	tDDA			10	ns				
falling edge									
DACDAT setup time to BCLK rising edge	tDST	10			ns				
DACDAT hold time from BCLK rising	tDHT	10			ns				
edge									



AUDIO INTERFACE TIMING - SLAVE MODE




Figure 3 Digital Audio Data Timing - Slave Mode

Test Conditions

DVDD = 1.8V, DGND = 0V, TA = +25 C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information					
BCLK cycle time	tBCY	50			ns
BCLK pulse width high	tBCH	20			ns
BCLK pulse width low	tBCL	20			ns
DACLRC set-up time to BCLK rising edge	tLRSU	10			ns
DACLRC hold time from BCLK rising edge	tLRH	10			ns
DACDAT hold time from BCLK rising edge	tDH	10			ns
ADCDAT propagation delay from BCLK falling	tDD			10	ns
edge					

Note:

BCLK period should always be greater than or equal to MCLK period.

www.eshine-ic.com - 17 - 11/05/2018



CONTROL INTERFACE TIMING – 2-WIRE MODE




Figure 5 Control Interface Timing – 2-Wire Serial Control Mode

Test Conditions

DVDD = 1.8V,DGND = 0V, TA = +25 C, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Program Register Input Information					
SCLK Frequency		0		526	KHZ
SCLK Low Pulse-Width	t1	1.3			us
SCLK High Pulse-Width	t2	600			ns
Hold Time (Start Condition)	t3	600			ns
Setup Time (Start Condition)	t4	600			ns
Data Setup Time	t5	100			ns
SDIN, SCLK Rise Time	t6			300	ns
SDIN, SCLK Fall Time	t7			300	ns
Setup Time (Stop Condition)	t8	600			ns
Data Hold Time	t9			900	ns
Pulse width of spikes that will be suppressed	tps	0		5	ns

www.eshine-ic.com - 18 - 11/05/2018



INTERNAL POWER ON RESET CIRCUIT




Figure 6 Internal Power on Reset Circuit Schematic

The CJC8974A includes an internal Power-On-Reset Circuit, as shown in Figure 6, which is used to reset the digital logic into a default state after power up. The power on reset circuit is powered from DVDD and monitors DVDD and AVDD. It asserts PORB low if DVDD or AVDD are below a minimum threshold.

www.eshine-ic.com - 19 - 11/05/2018






Figure 7 shows a typical power-up sequence. When DVDD and AVDD rise above the minimum thresholds, Vpord_dvdd and Vpord_avdd, there is enough voltage for the circuit to guarantee the Power on Reset is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. When DVDD rises to Vpor_dvdd_on and AVDD rises to Vpor_avdd_on, PORB is released high and all registers are in their default state and writes to the control interface may take place. If DVDD and AVDD rise at different rates then PORB will only be released when DVDD and AVDD have both exceeded the Vpor_dvdd_on and Vpor_avdd_on thresholds.

On power down, PORB is asserted low whenever DVDD drops below the minimum threshold Vpor_dvdd_off or AVDD drops below the minimum threshold Vpor_avdd_off.

SYMBOL	MIN	TYP	MAX	UNIT
Vpord_dvdd	0.4	0.6	0.8	V
Vpor_dvdd_on	0.9	1.26	1.6	V
Vpor_avdd_on	0.5	0.7	0.9	V
Vpor_avdd_off	0.4	0.6	0.8	V

 Table 3
 Typical POR Operation (typical values, not tested)

www.eshine-ic.com - 20 - 11/05/2018



DEVICE DESCRIPTION

INTRODUCTION

The CJC8974A is a low power audio codec offering a combination of high quality audio, advanced features, low power and small size. These characteristics make it ideal for portable digital audio applications such as MP3 and minidisk player / recorders. Stereo 24-bit multi-bit delta sigma ADCs and DACs are used with oversampling digital interpolation and decimation filters.

The device includes three stereo analogue inputs that can be switched internally. Each can be used as either a line level input or microphone input and LINPUT/RINPUT can be configured as mono differential inputs. The on-chip stereo ADC and DAC are of a high quality using a multi-bit, low-order oversampling architecture to deliver optimum performance with low power consumption.

The DAC output signal first enters an analogue mixer where an analogue input can be added to it. This mix is available on line and headphone outputs.

The CJC8974A has a configurable digital audio interface where ADC data can be read and digital audio playback data fed to the DAC. It supports a number of audio data formats including I2 S, DSP Mode (a burst mode in which frame sync plus 2 data packed words are transmitted), MSB-First, left justified and and can operate in master or slave modes.

The CJC8974A uses a unique clocking scheme that can generate many commonly used audio sample rates from either a 12.00MHz USB clock or an industry standard 256/384 fs clock. This feature eliminates the common requirement for an external phase-locked loop (PLL) in applications where the master clock is not an integer multiple of the sample rate. Sample rates of 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz and 96kHz can be generated.

The digital filters used for recording and playback are optimised for each sampling rate used.

To allow full software control over all its features, the CJC8974A offers a choice of 2 or 3 wire MPU control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs.

The design of the CJC8974A has given much attention to power consumption without compromising performance. It operates at very low voltages, and includes the ability to power off parts of the circuitry under software control, including standby and power off modes.

www.eshine-ic.com - 21 - 11/05/2018



INPUT SIGNAL PATH

The input signal path for each channel consists of a switch to select between three analogue inputs, followed by a PGA (programmable gain amplifier) and an optional microphone gain boost. A differential input of either (LINPUT – RINPUT) may also be selected. The gain of the PGA can be controlled either by the user.

The signal then enters an ADC where it is digitised. Alternatively, the two channels can also be mixed in the analogue domain and digitised in one ADC while the other ADC is switched off. The mono-mix signal appears on both digital output channels.

SIGNAL INPUTS

The CJC8974A has two sets of high impedance, low capacitance AC coupled analogue inputs, LINPUT/RINPUT. Inputs can be configured as microphone or line level by enabling or disabling the microphone gain boost.

LINSEL and RINSEL control bits are used to select independently between external inputs and internally generated differential products (LINPUT-RINPUT). The choice of differential signal, LINPUT-RINPUT is made using DS.

As an example, the CJC8974A can be set up to convert one differential and one single ended mono signal by applying the differential signal to LINPUT/RINPUT. By setting LINSEL to L-R Differential (see Table 4), DS to LINPUT – RINPUT and RINSEL to RINPUT, each mono signal can then be routed to a separate ADC or Bypass path.

The signal inputs are biased internally to the reference voltage VREF. Whenever the line inputs are muted or the device placed into standby mode, the inputs are kept biased to VREF using special anti-thump circuitry. This reduces any audible clicks that may otherwise be heard when changing inputs.

DC MEASUREMENT

For DC measurements (for example, battery voltage monitoring), the input signal at the LINPUT and/or RINPUT pins can be taken directly into the respective ADC, bypassing both PGA and microphone boost. The ADC output then becomes unsigned relative to AVDD, instead of being a signed (two's complement) number relative to VREF. Setting L/RDCM will override L/RINSEL. The input range for dc measurement is GND to AVDD.

www.eshine-ic.com - 22 - 11/05/2018



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R32 (20h)	7:6	LINSEL	00	Left Channel Input Select
ADC Signal				00 = LINPUT
Path Control				10 = Reserved
(Left)				11 = L-R Differential (either LINPUT- RINPUT, selected
				by DS)
	5:4	LMIC	00	Left Channel Microphone Gain Boost
		BOOST		00 = Boost off (bypassed)
				01 = 13dB boost
				10 = 20dB boost
				11 = 29dB boost
R33 (21h)	7:6	RINSEL	00	Right Channel Input Select
ADC Signal				00 = RINPUT
Path Control				10 = Reserved
(Right)				11 = L-R Differential (either LINPUT- RINPUT, selected
				by DS)
	5:4	RMIC	00	Right Channel Microphone Gain Boost
		BOOST		00 = Boost off (bypassed)
				01 = 13dB boost
				10 = 20dB boost
			4	11 = 29dB boost

Table 4 Input Software Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R31 (1Fh)	5	RDCM	0	Right Channel DC Measurement
ADC input				0 = Normal Operation, PGA Enabled
Mode	,			1 = Measure DC level on RINPUT
	4	LDCM	0	Left Channel DC Measurement
				0 = Normal Operation, PGA Enabled
				1 = Measure DC level on LINPUT

Table 5 DC Measurement Select

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R31 (1Fh)	8	DS	0	Differential input select
ADC input				0: LINPUT – RINPUT
Mode				

Table 6 Differential Input Select

www.eshine-ic.com - 23 - 11/05/2018



MONO MIXING

The stereo ADC can operate as a stereo or mono device, or the two channels can be mixed to mono, either in the analogue domain (i.e. before the ADC) or in the digital domain (after the ADC). MONOMIX selects the mode of operation. For analogue mono mix either the left or right channel ADC can be used, allowing the unused ADC to be powered off or used for a dc measurement conversion. The user also has the flexibility to select the data output from the audio interface using DATSEL. The default is for left and right channel ADC data to be output, but the interface may also be configured so that e.g. left channel ADC data is output as both left and right data for when an analogue mono mix is selected.

Note:If DC measurement is selected this overrides the MONOMIX selection.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R31 (1Fh)	7:6	MONOMIX	00	00: Stereo
ADC input		[1:0]		01: Analogue Mono Mix (using left ADC)
Mode				10: Analogue Mono Mix (using right ADC)
				11: Digital Mono Mix

Table 7 Mono Mixing

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R23 (17h)	3:2	DATSEL	00	00: left data=left ADC; right data =right ADC
Additional		[1:0]		01: left data =left ADC; right data = left ADC
Control (1)				10: left data = right ADC; right data =right ADC
				11: left data = right ADC; right data = left
				ADC

Table 8 ADC Data Output Configuration

PGA CONTROL

The PGA matches the input signal level to the ADC input range. The PGA gain is logarithmically adjustable from $+30 \, \text{dB}$ to $-17.25 \, \text{dB}$ in $0.75 \, \text{dB}$ steps. Each PGA can be controlled by the user.

The gain is independently adjustable on both Right and Left Line Inputs. Additionally, by controlling the register bits LIVU and RIVU, the left and right gain settings can be simultaneously updated. Setting the LZCEN and RZCEN bits enables a zero-cross detector which ensures that PGA gain changes only occur when the signal is at zero, eliminating any zipper noise. If zero cross is enabled a timeout is also available to update the gain if a zero cross does not occur. This function may be enabled by setting TOEN in register R23 (17h).

The inputs can also be muted in the analogue domain under software control. The software control registers are shown in Table 9.If zero crossing is enabled, it is necessary to enable zero cross timeout to un-mute the input PGAs. This is because their outputs will not cross zero when muted. Alternatively, zero cross can be disabled

www.eshine-ic.com - 24 - 11/05/2018



before sending the un-mute command.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R0 (00h)	8	LIVU	0	Left Volume Update
Left Channel				0 = Store LINVOL in intermediate latch (no gain
PGA				change)
				1 = Update left and right channel gains (left =
				LINVOL, right = intermediate latch)
	7	LINMUTE	1	Left Channel Input Analogue Mute
				1 = Enable Mute
				0 = Disable Mute
				Note: LIVU must be set to un-mute.
	6	LZCEN	0	Left Channel Zero Cross Detector
				1 = Change gain on zero cross only
				0 = Change gain immediately
	5:0	LINVOL	010111	Left Channel Input Volume Control
		[5:0]	(0dB)	111111 = +30dB
				111110 = +29.25dB
				0.75dB steps down to
				000000 = -17.25dB
R1 (01h)	8	RIVU	0	Right Volume Update
Right Channel				0 = Store RINVOL in intermediate latch (no gain
PGA			• 4	change)
		4		1 = Update left and right channel gains (right =
				RINVOL, left = intermediate latch)
	7	RINMUTE	1	Right Channel Input Analogue Mute
				1 = Enable Mute
				0 = Disable Mute
		V Y		Note: RIVU must be set to un-mute.
	6	RZCEN	0	Right Channel Zero Cross Detector
				1 = Change gain on zero cross only
				0 = Change gain immediately
	5:0	RINVOL	010111	Right Channel Input Volume Control
		[5:0]	(0dB)	111111 = +30dB
				111110 = +29.25 dB
				0.75dB steps down to
				000000 = -17.25 dB
R23 (17h)	0	TOEN	0	Timeout Enable
Additional				0 : Timeout Disabled
Control (1)				1 : Timeout Enabled

Table 9 Input PGA Software Control

www.eshine-ic.com - 25 - 11/05/2018



ANALOGUE TO DIGITAL CONVERTER (ADC)

The CJC8974A uses a multi-bit, oversampled sigma-delta ADC for each channel. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 1.8V supply voltage, the full scale level is 1.0 Volts r.m.s. Any voltage greater than full scale may overload the ADC and cause distortion.

ADC DIGITAL FILTER

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path is illustrated in Figure 8.




Figure 8 ADC Digital Filter

The ADC digital filters contain a digital high-pass filter, selectable via software control. The high-pass filter response is detailed in the Digital Filter Characteristics section. When the high-pass filter is enabled the DC offset is continuously calculated and subtracted from the input signal. By setting HPOR, the last calculated DC offset value is stored when the high-pass filter is disabled and will continue to be subtracted from the input signal. If the DC offset is changed, the stored and subtracted value will not change unless the high-pass filter is enabled. This feature can be used for calibration purposes. In addition the high-pass filter may be enabled separately on the left and right channels (see Table 11).

The output data format can be programmed by the user to accommodate stereo or monophonic recording on both inputs. The polarity of the output signal can also be changed under software control. The software control is shown in Table 10.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R5 (05h)	6:5	ADCPOL	00	00 = Polarity not inverted
ADC and		[1:0]		01 = L polarity invert
DAC				10 = R polarity invert
Control				11 = L and R polarity invert
	4	HPOR	0	Store dc offset when high-pass filter disabled
				1 = store offset
				0 = clear offset
	0	ADCHPD	0	ADCHPD and HPFLREN together determine
R27 (1Bh)	5	HPFLREN	0	high-pass filter behaviour (see Table 11)

Table 10 ADC Signal Path Control

HPFLREN ADCHPD LEFT CHANNEL RIGHT CHANNEL



0	0	HPF	ON
0	1	HPF	OFF
1	0	HPF	ON
1	1	HPF	OFF

Table 11 ADC High Pass Filter Modes

DIGITAL ADC VOLUME CONTROL

The output of the ADCs can be digitally amplified or attenuated over a range from -97dB to +30dB in 0.5dB steps. The volume of each channel can be controlled separately. The gain for a given eight-bit code X is given by:

$0.5 \times (X-195) \, dB$ for $1 \leq X \leq 255$; MUTE for X = 0

The LAVU and RAVU control bits control the loading of digital volume control data. When LAVU or RAVU are set to 0, the LADCVOL or RADCVOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when either LAVU or RAVU are set to 1. This makes it possible to update the gain of both channels simultaneously.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R21 (15h)	7:0	LADCVOL	11000011	Left ADC Digital Volume Control
Left ADC		[7:0]	(0dB)	0000 0000 = Digital Mute
Digital Volume				$0000\ 0001 = -97$ dB
				$0000\ 0010 = -96.5$ dB
			AAA	0.5dB steps up to
				1111 1111 = +30dB
	8	LAVU	0	Left ADC Volume Update
		6		0 = Store LADCVOL in intermediate latch (no gain
		\wedge		change)
		\mathcal{A}		1 = Update left and right channel gains (left =
				LADCVOL, right = intermediate latch)
R22 (16h)	7:0	RADCVOL	11000011	Right ADC Digital Volume Control
Right ADC		[7:0]	(0dB)	0000 0000 = Digital Mute
Digital Volume				$0000\ 0001 = -97dB$
				$0000\ 0010 = -96.5$ dB
				0.5dB steps up to
				1111 1111 = +30dB
	8	RAVU	0	Right ADC Volume Update
				0 = Store RADCVOL in intermediate latch (no gain
				change)
				1 = Update left and right channel gains (left =
				intermediate latch, right = RADCVOL)

Table 12 ADC Digital Volume Control

www.eshine-ic.com - 27 - 11/05/2018



3D STEREO ENHANCEMENT

The CJC8974A has a digital 3D enhancement option to artificially increase the separation between the left and right channels. This effect can be used for recording or playback, but not for both simultaneously. Selection of 3D for record or playback is controlled by register bit MODE3D.

Important:

Switching the 3D filter from record to playback or from playback to record may only be done when ADC and DAC are disabled. The CJC8974A control interface will only allow MODE3D to be changed when ADC and DAC are disabled (i.e. bits ADCL, ADCR, DACL and DACR in reg. 26 / 1Ah are all zero).

The 3D enhancement function is activated by the 3DEN bit, and has two programmable parameters. The 3DDEPTH setting controls the degree of stereo expansion. Additionally, one of four filter characteristics can be selected for the 3D processing, using the 3DVC and 3DLC control bits.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R16 (10h)	7	MODE3D	0	Playback/Record 3D select
3D enhance				0 = 3D selected for Record
			A .	1 = 3D selected for Playback
	6	3DUC	0	Upper Cut-off frequency
				0 = High (2.2kHz at 48kHz)
			1	sampling)
				1 = Low (1.5kHz at 48kHz sampling)
	5	3DLC	0	Lower Cut-off frequency
				0 = Low (200Hz at 48kHz sampling)
				1 = High (500Hz at 48kHz sampling)
	4:1	3DDEPTH	0000	Stereo depth
		[3:0]		0000: 0% (minimum 3D effect)
		Y		0001: 6.67%
				1110: 93.3%
				1111: 100% (maximum 3D effect)
	0	3DEN	0	3D function enable
				1: enabled
				0: disabled

Table 15 3D Stereo Enhancement Function

When 3D enhancement is enabled (and/or the graphic equaliser for playback) it may be necessary to attenuate the signal by 6dB to avoid limiting. This is a user selectable function, enabled by setting ADCDIV2 for the record path and DACDIV2 for the playback path.

www.eshine-ic.com - 28 - 11/05/2018



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h)	8	ADCDIV2	0	ADC 6dB attenuate enable
ADC and DAC				0 = disabled (0dB)
control				1 = -6dB enabled
	7	DACDIV2	0	DAC 6dB attenuate enable
				0 = disabled (0dB)
				1 = -6dB enabled

Table 16 ADC and DAC 6dB Attenuation Select

OUTPUT SIGNAL PATH

The CJC8974A output signal paths consist of digital filters, DACs, analogue mixers and output drivers. The digital filters and DACs are enabled when the CJC8974A is in 'playback only' or 'record and playback' mode. The mixers and output drivers can be separately enabled by individual control bits (see Analogue Outputs). Thus it is possible to utilise the analogue mixing and amplification provided by the CJC8974A, irrespective of whether the DACs are running or not. The CJC8974A receives digital input data on the DACDAT pin. The digital filter block processes the data to provide the following functions:

- Digital volume control
- Graphic equaliser and Dynamic Bass Boost
- Sigma-Delta Modulation

Two high performance sigma-delta audio DACs convert the digital data into two analogue signals (left and right). These can then be mixed with analogue signals from the LINPUT and RINPUT pins, and the mix is fed to the output drivers, LOUT/ROUT.

• LOUT/ROUT: can drive a 16Ω or 32Ω stereo headphone or stereo line output.

DIGITAL DAC VOLUME CONTROL

The signal volume from each DAC can be controlled digitally, in the same way as the ADC volume (see Digital ADC Volume Control). The gain and attenuation range is -127dB to 0dB in 0.5dB steps. The level of attenuation for an eight-bit code X is given by:

$$0.5 \times (X-255) dB$$
 for $1 \le X \le 255$; MUTE for $X = 0$

The LDVU and RDVU control bits control the loading of digital volume control data. When LDVU or RDVU are set to 0, the LDACVOL or RDACVOL control data is loaded into an intermediate register, but the actual gain does not change. Both left and right gain settings are updated simultaneously when either LDVU or RDVU are set to 1.

www.eshine-ic.com - 29 - 11/05/2018



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R10 (0Ah)	8	LDVU	0	Left DAC Volume Update
Left Channel				0 = Store LDACVOL in intermediate
Digital Volume				latch (no gain change)
				1 = Update left and right channel
				gains (left = LDACVOL, right =
				intermediate latch)
	7:0	LDACVOL	11111111	Left DAC Digital Volume Control
		[7:0]	(0dB)	0000 0000 = Digital Mute
				$0000\ 0001 = -127$ dB
				$0000\ 0010 = -126.5$ dB
				0.5dB steps up to
				$1111\ 1111 = 0dB$
R11 (0Bh)	8	RDVU	0	Right DAC Volume Update
Right Channel				0 = Store RDACVOL in intermediate
Digital Volume				latch (no gain change)
				1 = Update left and right channel
				gains (left = intermediate latch, right
			• 1	= RDACVOL)
	8	RDVU	0	Right DAC Volume Update
				latch (no gain change)
			A 7	1 = Update left and right channel
		A A		gains (left = intermediate latch, right
				= RDACVOL)
	7:0	RDACVOL	11111111	Right DAC Digital Volume Control
		[7:0]	(0dB)	similar to LDACVOL

Table 17 Digital Volume Control

GRAPHIC EQUALISER

The CJC8974A has a digital graphic equaliser and adaptive bass boost function. This function operates on digital audio data before it is passed to the audio DACs. Bass enhancement can take two different forms:

- Linear bass control: bass signals are amplified or attenuated by a user programmable gain. This is independent of signal volume, and very high bass gains on loud signals may lead to signal clipping.
- Adaptive bass boost: The bass volume is amplified by a variable gain. When the bass volume is low, it is boosted more than when the bass volume is high. This method is recommended because it prevents clipping, and usually sounds more pleasant to the human ear.

Treble control applies a user programmable gain, without any adaptive boost function. Bass and treble control are completely independent with separately programmable gains and filter characteristics.

www.eshine-ic.com - 30 - 11/05/2018



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	I	
ADDRESS						
R12 (0Ch)	7	BB	0	Bass Boost		
Bass Control				0 = Linear bass of	control	
				1 = Adaptive base	s boost	
	6	BC	11111111	Bass Filter Chara	acteristic	
			(0dB)	0 = Low Cutoff	(130Hz at 48kHz sa	ampling)
				1 = High Cutoff	(200Hz at 48kHz s	ampling)
	3:0	BASS	1111	Bass Intensity		
		[3:0]	(Disabled)	Code	BB=0	BB=1
				0000	+9dB	15
				0001	+9dB	14
				0010	+7.5dB	13
				0011	+6dB	12
				0100	+4.5dB	11
				0101	+3dB	10
				0110	+1.5dB	9
				0111	0dB	8
				1000	-1.5dB	7
				1001	-3dB	6
				1010	-4.5dB	5
			11	1011	-6dB	4
				1100	-6dB	3
		1		1101	-6dB	2
				1110	-6dB	1
			/) '	1111	Bypass (OFF)	
R13 (0Dh)	6	TC	0	Treble Filter Cha	racteristic	
Treble Control				0 = High Cutoff	(8kHz at 48kHz sai	mpling)
				1 = Low Cutoff	4kHz at 48kHz sar	npling)
	3:0	TRBL	1111	Treble Intensity		
		[3:0]	(Disabled)	0000 or 0001 = -	-9dB	
				0010 = +7.5dB		
				(1.5dB steps)		
				1011 to 1110 = -6	6dB	
				1111 = Disable		

Table 18 Graphic Equaliser

DIGITAL TO ANALOGUE CONVERTER (DAC)

After passing through the graphic equaliser filters, digital 'de-emphasis' can be applied to the audio data if necessary (e.g. when the data comes from a CD with pre-emphasis used in the recording). De-emphasis

www.eshine-ic.com - 31 - 11/05/2018



filtering is available for sample rates of 48kHz, 44.1kHz and 32kHz.

The CJC8974A also has a Soft Mute function, which gradually attenuates the volume of the digital signal to zero. When removed, the gain will return to the original setting. This function is enabled by default. To play back an audio signal, it must first be disabled by setting the DACMU bit to zero.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h)	2:1	DEEMP	00	De-emphasis Control
ADC and DAC		[1:0]		11 = 48kHz sample rate
control				10 = 44.1kHz sample rate
				01 = 32kHz sample rate
				00 = No De-emphasis
	3	DACMU	1	Digital Soft Mute
				1 = mute
				0 = no mute (signal active)

Table 19 DAC Control

The digital audio data is converted to oversampled bit streams in the on-chip, true 24-bit digital interpolation filters.

The bitstream data enters two multi-bit, sigma-delta DACs, which convert them to high quality analogue audio signals.

The multi-bit DAC architecture reduces high frequency noise and sensitivity to clock jitter. It also uses a Dynamic Element Matching technique for high linearity and low distortion. In normal operation, the left and right channel digital audio data is converted to analogue in two separate DACs.

However, it is also possible to disable one channel, so that the same signal (left or right) appears on both analogue output channels.

Additionally, there is a mono-mix mode where the two audio channels are mixed together digitally and then converted to analogue using only one DAC, while the other DAC is switched off.

The mono-mix signal can be selected to appear on both analogue output channels.

The DAC output defaults to non-inverted. Setting DACINV will invert the DAC output phase on both left and right channels.

www.eshine-ic.com - 32 - 11/05/2018



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R23 (17h)	5:4	DMONOMIX	00	DAC mono mix
Additional		[1:0]		00: stereo
Control (1)				01: mono ((L+R)/2) into DACL, '0' into DACR
				10: mono ((L+R)/2) into DACR, '0' into DACL
				11: mono ((L+R)/2) into DACL and DACR
	1	DACINV	1	DAC phase invert
				0 : non-inverted
				1 : inverted

Table 20 DAC Mono Mix and Phase Invert Select

OUTPUT MIXERS

The CJC8974A provides the option to mix the DAC output signal with analogue line-in signals from the LINPUT, RINPUT pins or a mono differential input (LINPUT – RINPUT), selected by DS (see Table 6). The level of the mixed-in signals can be controlled with PGAs (Programmable Gain Amplifiers).

The mono mixer is designed to allow a number of signal combinations to be mixed, including the possibility of mixing both the right and left channels together to produce a mono output. To prevent overloading of the mixer when full-scale DAC left and right signals are input, the mixer inputs from the DAC outputs each have a fixed gain of -6dB. The bypass path inputs to the mono mixer have variable gain as determined by R38/R39 bits [6:4].

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R34 (22h) Left Mixer (1)	2:0	LMIXSEL	000	Left Input Selection for Output Mix $000 = LINPUT$ $010 = Reserved$ $011 = Left ADC Input (after PGA / MICBOOST)$ $100 = Differential input$
R36 (24h) Right Mixer(1)	2:0	RMIXSEL	000	Right Input Selection for Output Mix $000 = RINPUT$ $010 = Reserved$ $011 = Right ADC Input (after PGA / MICBOOST)$ $100 = Differential input$

Table 21 Output Mixer Signal Selection

www.eshine-ic.com - 33 - 11/05/2018



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R34 (22h)	8	LD2LO	0	Left DAC to Left Mixer
Left Mixer				0 = Disable (Mute)
Control (1)				1 = Enable Path
	7	LI2LO	0	LMIXSEL Signal to Left Mixer
				0 = Disable (Mute)
				1 = Enable Path
	6:4	LI2LOVOL	101	LMIXSEL Signal to Left Mixer Volume
		[2:0]	(-9dB)	000 = +6 dB
				··· (3dB steps)
				111 = -15dB
R35 (23h)	8	RD2LO	0	Right DAC to Left Mixer
Left Mixer				0 = Disable (Mute)
Control (2)				1 = Enable Path
	7	RI2LO	0	RMIXSEL Signal to Left Mixer
				0 = Disable (Mute)
				1 = Enable Path
	6:4	RI2LOVOL	101	RMIXSEL Signal to Left Mixer Volume
		[2:0]	(-9dB)	000 = +6dB
				··· (3dB steps)
				111 = -15dB

Table 22 Left Output Mixer Control

www.eshine-ic.com - 34 - 11/05/2018



REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R36 (24h)	8	LD2RO	0	Left DAC to Right Mixer
Right Mixer				0 = Disable (Mute)
Control (1)				1 = Enable Path
	7	LI2RO	0	LMIXSEL Signal to Right Mixer
				0 = Disable (Mute)
				1 = Enable Path
	6:4	LI2ROVOL	101	LMIXSEL Signal to Right Mixer Volume
		[2:0]	(-9dB)	000 = +6 dB
				··· (3dB steps)
				111 = -15dB
R37 (25h)	8	RD2RO	0	Right DAC to Right Mixer
Right Mixer				0 = Disable (Mute)
Control (2)				1 = Enable Path
	7	RI2RO	0	RMIXSEL Signal to Right Mixer
				0 = Disable (Mute)
				1 = Enable Path
	6:4	RI2ROVOL	101	RMIXSEL Signal to Right Mixer Volume
		[2:0]	(-9dB)	000 = +6dB
			_ ^	··· (3dB steps)
				111 = -15dB

Table 23 Right Output Mixer Control

ANALOGUE OUTPUTS

LOUT/ROUT OUTPUTS

The LOUT and ROUT pins can drive a 16Ω headphone or a line output (see Headphone Output and Line Output sections, respectively). The signal volume on LOUT and ROUT can be independently adjusted under software control by writing to LOUTVOL and ROUTVOL, respectively. Note that gains over 0dB may cause clipping if the signal is large. Any gain setting below 0101111 (minimum) mutes the output driver. The corresponding output pin remains at the same DC level (the reference voltage on the VREF pin), so that no click noise is produced when muting or un-muting.

A zero cross detect on the analogue output may also be enabled when changing the gain setting to minimize

www.eshine-ic.com - 35 - 11/05/2018



audible clicks and zipper noise as the gain updates. If zero cross is enabled a timeout is also available to update the gain if a zero cross does not occur. This function may be enabled by setting TOEN in register R23 (17h).

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R2 (02h)	8	LOVU	0	Left Volume Update
LOUT				0 = Store LOUTVOL in intermediate
Volume				latch (no gain change)
				1 = Update left and right channel gains
				(left = LOUTVOL, right =
				intermediate latch)
	7	LOZC	0	Left zero cross enable
				1 = Change gain on zero cross only
				0 = Change gain immediately
	6:0	LOUTVOL [6:0]	1111001	LOUT Volume
			(0dB)	1111111 = +6dB
				(80 steps)
				0110000 = -67 dB
			• 4	0111111 to 0000000 = Analogue
				MUTE
R3 (03h)	8	ROVU	0	Right Volume Update
ROUT				0 = Store ROUTVOL in intermediate
Volume				latch (no gain change)
				1 = Update left and right channel gains
				(left = intermediate latch, right =
				ROUTVOL)
	7	ROZC	0	Right zero cross enable
				1 = Change gain on zero cross only
	,			0 = Change gain immediately
	6:0	ROUTVOL	1111001	ROUT Volume
		[6:0]		1111111 = +6dB
				··· (80 steps)
				0110000 = -67 dB
				0111111 to 0000000 = Analogue
				MUTE

Table 24 LOUT/ROUT Volume Control

www.eshine-ic.com - 36 - 11/05/2018



LOUT/ROUT COMMON GROUND FEEDBACK (HPCOM)

The LOUT/ROUT outputs also have the option of incorporating common ground feedback from the output signal ground, via a connection to the HPCOM input. This common ground feedback signal should be AC-coupled via a 4.7uF capacitor for the headphone loads. AC coupling of these outputs if they are used as LINE level outputs requires similar 1 to 4.7uF AC coupling capacitors depending upon LINE load resistance.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24 (18h) HPCOM	7	HPCOMEN	0	Enables common mode feedback on LOUT and ROUT
Control				Disable Common Mode Feedback Enable Common Mode Feedback

Table 25 HPCOM Control

ENABLING THE OUTPUTS

Each analogue output of the CJC8974A can be separately enabled or disabled. The analogue mixer associated with each output is powered on or off along with the output pin. All outputs are disabled by default. To save power, unused outputs should remain disabled.

Outputs can be enabled at any time, except when VREF is disabled (VR=0), as this may cause pop noise (see "Power Management" and "Applications Information" sections)

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION	
ADDRESS					
R26 (1Ah)	6	LOUT	0	LOUT Enable	
Power	5	ROUT	0	ROUT Enable	
Management					
(2)	2)				
Note: All "Enable" bits are 1 = Enabled, 0 = Disabled					

Table 28 Analogue Output Control

Whenever an analogue output is disabled, it remains connected to VREF (pin 20) through a resistor. This helps to prevent pop noise when the output is re-enabled. The resistance between VREF and each output can be controlled using the VROI bit in register 27. The default is low $(1.5k\Omega)$, so that any capacitors on the outputs can charge up quickly at start-up. If a high impedance is desired for disabled outputs, VROI can then be set to 1, increasing the resistance to about $40K\omega$

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R27 (1Bh)	6	VROI	0	VREF to analogue output resistance
Additional (1)				0: 1.5 kΩ
				1: 40 kΩ

Table 29 Disabled Outputs to VREF Resistance



THERMAL SHUTDOWN

The headphone outputs can drive very large currents. To protect the CJC8974A from overheating a thermal shutdown circuit is included. If the device temperature reaches approximately $150 \, \text{C}$ and the thermal shutdown circuit is enabled (TSDEN = 1) then the headphone amplifiers (outputs OUTL/R) will be disabled.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R23 (17h)	8	TSDEN	0 Thermal Shutdown Enable	
Additional				0: thermal shutdown disabled
Control (1)				1 : thermal shutdown enabled

Table 30 Thermal Shutdown





DIGITAL AUDIO INTERFACE

The digital audio interface is used for inputting DAC data into the CJC8974A and outputting ADC data from it. It uses four pins:

ADCDAT: ADC data outputDACDAT: DAC data input

• LRC: DAC and ADC data alignment clock

• BCLK: Bit clock, for synchronisation

The clock signals BCLK and LRC can be an output when the CJC8974A operates as a master, or an input when it is a slave (see Master and Slave Mode Operation, below).

Four different audio data formats are supported:

- Left justified
- I2S
- DSP mode

All four of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information.

MASTER AND SLAVE MODE OPERATION

The CJC8974A can be configured as either a master or slave mode device. As a master device the CJC8974A generates BCLK, ADCLRC and DACLRC and thus controls sequencing of the data transfer on ADCDAT and DACDAT. In slave mode, the CJC8974A responds with data to clocks it receives over the digital audio interface. The mode can be selected by writing to the MS bit (see Table 23). Master and slave modes are illustrated below.




Figure 10 Master Mode




Figure 11 Slave Mode



AUDIO DATA FORMATS

In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition




Figure 12 Left Justified Audio Interface (assuming n-bit word length)

In I2S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.




Figure 13 I2S Justified Audio Interface (assuming n-bit word length)

In DSP/PCM mode, the left channel MSB is available on either the 1 (mode B) or 2 (mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. In device master mode, the LRC output will resemble the frame pulse shown in Figure 14 and Figure 15. In device slave mode, Figure 16 and Figure 17, it is possible to use any length of frame pulse

less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.

www.eshine-ic.com - 40 - 11/05/2018






Figure 14 DSP/PCM Mode Audio Interface (mode A, LRP=0, Master)




Figure 15 DSP/PCM Mode Audio Interface (mode B, LRP=1, Master)




Figure 16 DSP/PCM Mode Audio Interface (mode A, LRP=0, Slave)

www.eshine-ic.com - 41 - 11/05/2018






Figure 17 DSP/PCM Mode Audio Interface (mode B, LRP=0, Slave)





AUDIO INTERFACE CONTROL

The register bits controlling audio format, word length and master / slave mode are summarised in Table 31. MS selects audio interface operation in master or slave mode. In Master mode BCLK and LRC are outputs. The frequency of LRC is set by the sample rate control bits SR[4:0] and USB. In Slave mode BCLK and LRC are inputs.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R7 (07h)	7	BCLKINV	0	BCLK invert bit (for master and slave
Digital Audio				modes)
Interface				0 = BCLK not inverted
Format				1 = BCLK inverted
	6	MS	0	Master / Slave Mode Control
				1 = Enable Master Mode
				0 = Enable Slave Mode
	5	LRSWAP	0	Left/Right channel swap
				1 = swap left and right DAC data in
				audio interface
			A .	0 = output left and right data as normal
	4	LRP	0	right, left and I ² S modes – LRCLK
			4 Y '	polarity
				1 = invert LRCLK polarity
			,	0 = normal LRCLK polarity
				DSP Mode – mode A/B select
				1 = MSB is available on 1 BCLK rising edge
				after LRC rising edge (mode B)
				0 = MSB is available on 2 BCLK rising edge
		Y		after LRC rising edge (mode A)
	3:2	WL[1:0]	10	Audio Data Word Length
				11 = 32 bits (see Note)
				10 = 24 bits
				01 = 20 bits
				00 = 16 bits
	1:0	FORMAT[1:0]	10	Audio Data Format Select
				11 = DSP Mode
				$10 = I^2S$ Format
				01 = Left justified
				00 = reserved (do not use this setting)

Table 31 Audio Data Format Control

www.eshine-ic.com - 43 - 11/05/2018



AUDIO INTERFACE OUTPUT TRISTATE

Register bit TRI, register 24(18h) bit[3] can be used to tristate the ADCDAT pin and switch ADCLRC, DACLRC and BCLK to inputs. In Slave mode (MASTER=0) LRC and BCLK are by default configured as inputs and only ADCDAT will be tri-stated, (see Table 32).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24(18h)	3	TRI	0	Tristates ADCDAT and switches ADCLRC,
Additional				DACLRC and BCLK to inputs.
Control (2)				0 = ADCDAT is an output, LRC and BCLK
				are inputs (slave mode) or outputs (master
				mode)
				1 = ADCDAT is tristated, LRC and BCLK
				are inputs

Table 32 Tri-stating the Audio Interface

MASTER MODE LRC ENABLE

In Master mode the lrclk (LRC) is enabled by default only when the DAC is enabled. If ADC only operation in Master mode is required register bit LRCM must be set in oder to generate an lrclk. For DAC only operation LRCM may be set to '0'.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R24(18h)	2	LRCM	0	Selects disable mode for LRC
Additional				0 = LRC disabled when DAC (Left and
Control (2)				Right) disabled.
				1 = LRC disabled only when ADC (Left and
				Right) and DAC (Left and Right) are
				disabled.

Table 33 LRC Enable

www.eshine-ic.com - 44 - 11/05/2018



BIT CLOCK MODE

The default master mode bit clock generator produces a bit clock frequency based on the sample rate and input MCLK frequency as shown in Table 36. When enabled by setting the appropriate BCM[1:0] bits, the bit clock mode (BCM) function overrides the default master mode bit clock generator to produce the bit clock frequency shown in the table below:

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8 (08h)	8:7	BCM[1:0]	00	BCLK Frequency
Clocking and				00 = BCM function disabled
Sample Rate				01 = MCLK/4
Control				10 = MCLK/8
				11 = MCLK/16


Table 34 Master Mode BCLK Frequency Control

The BCM mode bit clock generator produces 16 or 24 bit clock cycles per sample. The number of bit clock cycles per sample in this mode is determined by the word length bits (WL[1:0]) in the Digital Audio Interface Format register (R7). When these bits are set to 00, there will be 16 bit clock cycles per sample. When these bits are set to 01, 10 or 11, there will be 24 bit clock cycles per sample. Please refer to Figure 18.

In order to use BCM either the ADC must be enabled or, if the ADC is disabled, the LRCM bit must be set and the DAC enabled.

When the BCM function is enabled, the following restrictions apply:

- 1. The bit clock invert (BCLKINV) function is not available.
- 2. DSP late digital audio interface mode is not available and must not be enabled.



Note:

The shaded bit clock cycles are present only when 24-bit mode is selected. Please refer to the "Bit Clock Mode" description for details.

www.eshine-ic.com - 45 - 11/05/2018



CLOCKING AND SAMPLE RATES

The CJC8974A supports a wide range of master clock frequencies on the MCLK pin, and can generate many commonly used audio sample rates directly from the master clock. The ADC and DAC must always run at the same sample rate.

There are two clocking modes:

• 'Normal' mode supports master clocks of 128fs, 192fs, 256fs, 384fs, and their multiples (Note: fs refers to the ADC or DAC sample rate, whichever is faster)

•

USB mode supports 12MHz or 24MHz master clocks. This mode is intended for use in systems with a
USB interface, and eliminates the need for an external PLL to generate another clock frequency for the
audio codec.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R8 (08h)	6	CLKDIV2	0	Master Clock Divide by 2
Clocking and				1 = MCLK is divided by 2
Sample Rate				0 = MCLK is not divided
Control	5:1	SR [4:0]	00000	Sample Rate Control
	0	USB	0	Clocking Mode Select
			7	1 = USB Mode
			7	0 = 'Normal' Mode

Table 35 Clocking and Sample Rate Control

The clocking of the CJC8974A is controlled using the CLKDIV2, USB, and SR control bits. Setting the CLKDIV2 bit divides MCLK by two internally. The USB bit selects between 'Normal' and USB mode. Each value of SR[4:0] selects one combination of MCLK division ratios and hence one combination of sample rates (see next page). Since all sample rates are generated by dividing MCLK, their accuracy depends on the accuracy of MCLK. If MCLK changes, the sample rates change proportionately.

Note that some sample rates (e.g. 44.1kHz in USB mode) are approximated, i.e. they differ from their target value by a very small amount. This is not audible, as the maximum deviation is only 0.27% (8.0214kHz instead of 8kHz in USB mode). By comparison, a half-tone step corresponds to a 5.9% change in pitch.

The SR[4:0] bits must be set to configure the appropriate ADC and DAC sample rates in both master and slave mode.

www.eshine-ic.com - 46 - 11/05/2018



MCLK	MCLK	ADC SAMPLE RATE	DAC SAMPLE RATE	USB	SR	FILTER	BCLK
CLKDIV2=0	CLKDIV2=1	(ADCLRC)	(DACLRC)	USB	[4:0]	TYPE	(MS=1)
'Normal' Cloc	k Mode ('*' indi	cates backward compatibility	ility with CJC8731)				
12.288 MHz	24.576 MHz	8 kHz (MCLK/1536)	8 kHz (MCLK/1536)	0	00110*	1	MCLK/4
		12 kHz (MCLK/1024)	12 kHz (MCLK/1024)	0	01000	1	MCLK/4
		16 kHz (MCLK/768)	16 kHz (MCLK/768)	0	01010	1	MCLK/4
		24 kHz (MCLK/512)	24 kHz (MCLK/512)	0	11100	1	MCLK/4
		32 kHz (MCLK/384)	32 kHz (MCLK/384)	0	01100*	1	MCLK/4
		48 kHz (MCLK/256)	48 kHz (MCLK/256)	0	00000*	1	MCLK/4
		96 kHz (MCLK/128)	96 kHz (MCLK/128)	0	01110*	3	MCLK/2
11.2896MHz	22.5792MHz	8.0182 kHz	8.0182 kHz	0	10110*	1	MCLK/4
		(MCLK/1408)	(MCLK/1408)	U	10110*	1	MCLK/4
		11.025 kHz	11.025 kHz	0	11000	1	MCLK/4
		(MCLK/1024)	(MCLK/1024)	U	11000	1	WICLK/4
		22.05 kHz	22.05 kHz	0	11010	1	MCLK/4
		(MCLK/512)	(MCLK/512)		11010	1	WICLK/4
		44.1 kHz (MCLK/256)	44.1 kHz (MCLK/256)	0	10000*	1	MCLK/4
		88.2 kHz (MCLK/128)	88.2 kHz (MCLK/128)	0	11110*	3	MCLK/2
18.432MHz	36.864MHz	8 kHz (MCLK/2304)	8 kHz (MCLK/2304)	0	00111*	1	MCLK/6
		12 kHz (MCLK/1536)	12 kHz (MCLK/1536)	0	01001	1	MCLK/6
		16kHz (MCLK/1152)	16 kHz (MCLK/1152)	0	01011	1	MCLK/6
		24kHz (MCLK/768)	24 kHz (MCLK/768)	0	11101	1	MCLK/6
		32 kHz (MCLK/576)	32 kHz (MCLK/576)	0	01101*	1	MCLK/6
		48 kHz (MCLK/384)	48 kHz (MCLK/384)	0	00001*	1	MCLK/6
		96 kHz (MCLK/192)	96 kHz (MCLK/192)	0	01111*	3	MCLK/3
16.9344MHz	33.8688MHz	8.0182 kHz	8.0182 kHz	0	10111*	1	MCLK/6
		(MCLK/2112)	(MCLK/2112)	U	10111	1	WICLK/0
		11.025 kHz	11.025 kHz	0	11001	1	MCLK/6
		(MCLK/1536)	(MCLK/1536)	U	11001	1	WICLK/0
		22.05 kHz	22.05 kHz	0	11011	1	MCLK/6
		(MCLK/768)	(MCLK/768)	U	11011	1	WICLK/U
		44.1 kHz (MCLK/384)	44.1 kHz (MCLK/384)	0	10001*	1	MCLK/6
		88.2 kHz (MCLK/192)	88.2 kHz (MCLK/192)	0	111111*	3	MCLK/3

Table 36a Master Clock and Sample Rates

www.eshine-ic.com - 47 - 11/05/2018



MCLK CLKDIV2=0	MCLK CLKDIV2=1	ADC SAMPLE RATE (ADCLRC)	DAC SAMPLE RATE (DACLRC)	USB	SR [4:0]	FILTER TYPE	BCLK (MS=1)	
USB Mode ('*	USB Mode ('*' indicates backward compatibility with CJC8731)							
12.000MHz	24.000MHz	8 kHz (MCLK/1500)	8 kHz (MCLK/1500)	1	00110*	0	MCLK	
		8.0214 kHz	8.0214kHz	1	10111*	1	MCLK	
		(MCLK/1496)	(MCLK/1496)	1	10111	1	MCLK	
		11.0259 kHz	11.0259kHz	1	11001	1	MCLK	
		(MCLK/1088)	(MCLK/1088)	1	11001	1	MCLK	
		12 kHz (MCLK/1000)	12 kHz (MCLK/1000)	1	01000	0	MCLK	
		16kHz (MCLK/750)	16kHz (MCLK/750)	1	01010	0	MCLK	
		22.0588kHz	22.0588kHz	1	11011	1	MCLV	
		(MCLK/544)	(MCLK/544)	1	11011	1	MCLK	
		24kHz (MCLK/500)	24kHz (MCLK/500)	1	11100	0	MCLK	
		32 kHz (MCLK/375)	32 kHz (MCLK/375)	1	01100*	0	MCLK	
		44.118 kHz	44.118 kHz	4	10001*	1	MCLV	
		(MCLK/272)	(MCLK/272)	1	10001*	1	MCLK	
		48 kHz (MCLK/250)	48 kHz (MCLK/250)	1	00000*	0	MCLK	
		88.235kHz	88.235kHz	1	111114	2	MCLV	
		(MCLK/136)	(MCLK/136)	J-1	111111*	3	MCLK	
		96 kHz (MCLK/125)	96 kHz (MCLK/125)	1	01110*	2	MCLK	

Table 36b Master Clock and Sample Rates

www.eshine-ic.com - 48 - 11/05/2018



CONTROL INTERFACE

2-WIRE SERIAL CONTROL MODE

The CJC8974A supports software control via a 2-wire serial bus. Many devices can be controlled by the same bus, and each device has a unique 7-bit address (this is not the same as the 7-bit address of each register in the CJC8974A).

The CJC8974A operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDIN while SCLK remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the address of the CJC8974A and the R/W bit is '0', indicating a write, then the CJC8974A responds by pulling SDIN low on the next clock pulse (ACK). If the address is not recognised or the R/W bit is '1', the CJC8974A returns to the idle condition and wait for a new start condition and valid address.

Once the CJC8974A has acknowledged a correct address, the controller sends the first byte of control data (B15 to B8, i.e. the CJC8974A register address plus the first bit of register data). The CJC8974A then acknowledges the first data byte by pulling SDIN low for one clock pulse. The controller then sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register data), and the CJC8974A acknowledges again by pulling SDIN low.

The transfer of data is complete when there is a low to high transition on SDIN while SCLK is high. After receiving a complete address and data sequence the CJC8974A returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDIN changes while SCLK is high), the device jumps to the idle condition.




Figure 20 2-Wire Serial Control Interface

Note:

MCLK must be provided before initializing registers.

The CJC8974A has addresses,.

STATE	DEVICE ADDRESS(8BIT)		
Low	Write 00110100 (0x34h)		
	Read 00110101(0x35h)		

Table 38 2-Wire MPU Interface Address Selection



POWER SUPPLIES

The CJC8974A can use up to four separate power supplies:

- AVDD / AGND: Analogue supply, powers all analogue functions except the headphone drivers. AVDD
 can range from 1.8V to 3.3V and has the most significant impact on overall power consumption (except
 for power consumed in the headphone). A large AVDD slightly improves audio quality.
- HPVDD / HPGND: Headphone supply, powers the headphone drivers. HPVDD is normally tied to AVDD, but it requires separate layout and decoupling capacitors to curb harmonic distortion. If HPVDD is lower than AVDD, the output signal may be clipped.
- DVDD: Digital buffer supply, powers the audio and control interface buffers. This makes it possible to run the digital core at very low voltages, saving power, while interfacing to other digital devices using a higher voltage. DVDD can range from 1.8V to 3.3V. The return path for DVDD is DGND

It is possible to use the same supply voltage on all four. However, digital and analogue supplies should be routed and decoupled separately to keep digital switching noise out of the analogue signal paths.

www.eshine-ic.com - 50 - 11/05/2018



POWER MANAGEMENT

The CJC8974A has two control registers that allow users to select which functions are active. For minimum power consumption, unused functions should be disabled. To avoid any pop or click noise, it is important to enable or disable functions in the correct order (see Applications Information). VMIDSEL is the enable for the Vmid reference, which defaults to disabled and can be enabled as a $50k\Omega$ potential divider or, for low power maintenance of Vref when all other blocks are disabled, as a $500k\Omega$ potential divider.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R25 (19h)	8:7	VMIDSEL	00	Vmid divider enable and select
Power				00 – Vmid disabled (for OFF mode)
Management (1)				$01 - 50$ k Ω divider enabled
ξ ,				(for playback/record)
				$10-500$ k Ω divider enabled
				(for low-power standby)
				11 - 5kΩ divider enabled
				(for fast start-up)
	6	VREF	0	VREF (necessary for all other functions)
				0 = Power down
				1 = Power up
	5	AINL	0	Analogue in PGA Left
			• /	0 = Power down
				1 = Power up
	4	AINR	0	Analogue in PGA Right
				0 = Power down
				1 = Power up
	3	ADCL	0	ADC Left
				0 = Power down
				1 = Power up
	2	ADCR	0	ADC Right
				0 = Power down
				1 = Power up
R26 (1Ah)	8	DACL	0	DAC Left
Power				0 = Power down
Management (2)				1 = Power up
	7	DACR	0	DAC Right
				0 = Power down
				1 = Power up
	6	LOUT	0	LOUT Output Buffer*
				0 = Power down
				1 = Power up
	5	ROUT	0	ROUT Output Buffer*
				0 = Power down
				1 = Power up
		1 1011		s enabled when ROUT=1.

Table 39 Power Management

www.eshine-ic.com - 51 - 11/05/2018



STOPPING THE MASTER CLOCK

In order to minimise power consumed in the digital core of the CJC8974A, the master clock may be stopped in Standby and OFF modes. If this cannot be done externally at the clock source, the DIGENB bit (R25, bit 0) can be set to stop the MCLK signal from propagating into the device core. In Standby mode.

However, since setting DIGENB has no effect on the power consumption of other system components external to the CJC8974A, it is preferable to disable the master clock at its source wherever possible.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R25 (19h)	0	DIGENB	0	Master clock disable
Additional				0: master clock enabled
Control (1)				1: master clock disabled

Table 40 ADC and DAC Oversampling Rate Selection

Note:

Before DIGENB can be set, the control bits ADCL, ADCR, DACL and DACR must be set to zero and a waiting time of 1ms must be observed. Any failure to follow this procedure may prevent DACs and ADCs from re-starting correctly.

SAVING POWER BY REDUCING BIAS CURRENTS

The design of the DAC allows user trade-off between power consumption and performance, using the DACMIXBIAS bit. The default setting (DACMIXBIAS=0) delivers the best audio performance. Setting DACMIXBIAS=1 reduces AVDD current consumption, at the cost of marginally reduced performance (see "Electrical Characteristics" for details).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R67 (43h)	3	DACMIX	0	DAC biasing
		BIAS		0 = high bias current (results in higher
				performance and power consumption)
				1 = low bias current (results in lower
				performance and power consumption)

Table 41 DAC Biasing

www.eshine-ic.com - 52 - 11/05/2018



SAVING POWER BY REDUCING OVERSAMPLING RATE

The default mode of operation of the ADC and DAC digital filters is in 128x oversampling mode. Under the control of ADCOSR and DACOSR the oversampling rate may be halved. This will result in a slight decrease in noise performance but will also reduce the power consumption of the device. In USB mode ADCOSR must be set to 0, i.e. 128x oversampling.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24 (18h)	1	ADCOSR	0	ADC oversample rate select
Additional				1 = 64x (lowest power)
Control (2)				0 = 128x (best SNR)
	0	DACOSR	0	DAC oversample rate select
				1 = 64x (lowest power)
				0 = 128x (best SNR)

Table 42 ADC and DAC Oversampling Rate Selection

ADCOSR set to '1', 64x oversample mode, is not supported in USB mode (USB=1).

SAVING POWER AT HIGHER SUPPLY VOLTAGES

The analogue supplies to the CJC8974A can run from 1.8V to 3.3V. By default, all analogue circuitry on the device is optimized to run at 3.3V. This set-up is also good for all other supply voltages down to 1.8V. At lower voltages, performance can be improved by increasing the bias current. If low power operation is preferred the bias current can be left at the default setting. This is controlled as shown below.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION			
ADDRESS							
R23 (17h)	7:6	VSEL	11	Analogue Bias optimization			
Additional		[1:0]		00: Highest bias current, optimized for			
Control (1)				AVDD=1.8V			
				01: Bias current optimized for AVDD=2.4V			
				1X: Lowest bias current, optimized for AVDD=3.3V			

www.eshine-ic.com - 53 - 11/05/2018



REGISTER MAP

REGISTER	ADDRESS (Bit 15 – 9)	remarks	Bit[8]	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]	default	page ref
R0 (00h)	0000000	Left Input volume	LIVU	LINMUTE	LIZC			LINVC	L			10010111	19
R1 (01h)	0000001	Right Input volume	RIVU	RINMUTE	RIZC			RINVC)L			10010111	19
R2 (02h)	0000010	LOUT volume	LOVU	LOZC			LOU	JTVOL[6:0]				01111001	31
R3 (03h)	0000011	ROUT volume	ROVU	ROZC			ROL	JTVOL[6:0]				01111001	31
R4 (04h)	0000100	Reserved	0	0	0	0	0	0	0	0	0	00000000	-
R5 (05h)	0000101	ADC & DAC Control	ADCDIV2	DACDIV2	ADCP	OL[1:0]	HPOR	DACMU DEEMPH[1:0] ADCHPD			00001000	19,25,28	
R6 (06h)	0000110	Reserved	0	0	0	0	0	0	0	0	0	00000000	-
R7 (07h)	0000111	Audio Interface	0	BCLKINV	MS	LRSWAP	LRP	P WL[1:0] FORMAT[1:0]				00001010	37
R8 (08h)	0001000	Sample rate	BCN	1[1:0]	CLKDIV2 SR[4:0] USB					00000000	39		
R9 (09h)	0001001	Reserved	0	0	0	0	0	0	0	0	0	00000000	-
R10 (0Ah)	0001010	Left DAC volume	LDVU				LDACVOL[7	:0]				11111111	26
R11 (0Bh)	0001011	Right DAC volume	RDVU				RDACVOL[7	':0]				11111111	26
R12 (0Ch)	0001100	Bass control	0	BB	ВС	0	0		BAS	S[3:0]		00001111	27
R13 (0Dh)	0001101	Treble control	0	0	TC	0	0		TRB	L[3:0]		00001111	27
R15 (0Fh)	0001111	Reset			writing to the	nis register reset	s all registers to	their default s	tate			not reset	-
R16 (10h)	0010000	3D control	0	MODE3D	3DUC	3DLC		3DDEPT	H[3:0]		3DEN	00000000	25
R17 (11h)	0010001	Reserved	0	0	1	1	1	1	0	1	1	01111011	23
R18 (12h)	0010010	Reserved	0	0	0	0	0	0	0	0	0	00000000	23
R19 (13h)	0010011	Reserved	0	0	0	1	1	0	0	1	0	00110010	23
R20 (14h)	0010100	Reserved	0	0	0	0	0	0	0	0	0	00000000	24



CJC8974A V1.0

R21 (15h)	0010101	Left ADC volume	LAVU				LADCVOL[7	:0]				11000011	21
R22 (16h)	0010110	Right ADC volume	RAVU				RADCVOL[7	:0]				11000011	21
R23 (17h)	0010111	Additional control(1)	TSDEN	VSE	L[1:0]	DMONOMIX[1:0]		DATSEL[1:0]		DACINV	TOEN	11000000	18,19,28,3 3
R24 (18h)	0011000	Additional control(2)	LCOMEN	HPCOMEN	0	0	0	TRI	LRCM	ADCOSR	DACOSR	00000000	
R25 (19h)	0011001	Pwr Mgmt (1)	VMIDS	SEL[1:0]	VREF	AINL	AINR	ADCL	ADCR	0	DIGENB	00000000	43
R26 (1Ah)	0011010	Pwr Mgmt (2)	DACL	DACR	LOUT	ROUT	0	0	0	0	0	00000000	43
R27 (1Bh)	0011011	Additional Control (3)	C	00	VROI	HPFLREN	0	0	0	0	0	00000000	35
R31 (1Fh)	0011111	ADC input mode	DS	MONOI	MIX[1:0]	RDCM	LDCM	0	0	0	0	00000000	17
R32 (20h)	0100000	ADCL signal path	0	LINSE	EL[1:0]	LMICBOOST[1:0]		0	0	0	0	00000000	17
R33 (21h)	0100001	ADCR signal path	0	RINS	EL[1:0]	RMICBC	OST[1:0]	0	0	0	0	00000000	17
R34 (22h)	0100010	Left out Mix (1)	LD2LO	LI2LO		LI2LOVOL[2:0]		0	0 LMIXSEL[2:0]			01010000	29
R35 (23h)	0100011	Left out Mix (2)	RD2LO	RI2LO	• A	RI2LOVOL[2:0]		0	0	0	0	01010000	29
R36 (24h)	0100100	Right out Mix (1)	LD2RO	LI2RO	1 1	LI2ROVOL[2:0]		0		RMIXSEL[2:0]	01010000	30
R37 (25h)	0100101	Right out Mix (2)	RD2RO	RI2RO		RI2ROVOL[2:0]		0	0	0	0	01010000	30
R38 (26h)	0100110	Reserved	0	0	1	0	1	0	0	0	0	01010000	30
R39 (27h)	0100111	Reserved	0	0	1	0	1	0	0	0	0	01010000	30
R42 (2Ah)	0101010	Reserved	0	0	1	1	1	0	1	0	1	01111001	35
R67 (43h)	1000011	Low Power Playback	0	0	0	0	0	0	DACMIX BIAS	0	0	00000000	50

www.eshine-ic.com - 55 - 11/05/2018 V1.0



DIGITAL FILTER CHARACTERISTICS

The ADC and DAC employ different digital filters. There are 4 types of digital filter, called Type 0, 1, 2 and 3. The performance of Types 0 and 1 is listed in the table below, the responses of all filters is shown in the proceeding pages.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC Filter Type 0 (USB N	Mode, 250fs operation)				
Passband	+/- 0.05dB	0		0.416fs	
	-6dB		0.5fs		
Passband Ripple				+/- 0.05	dB
Stopband		0.584fs			
Stopband Attenuation	f > 0.584fs	-60			dB
ADC Filter Type 1 (USB n	node, 272fs or Normal mod	e operation)			
Passband	+/- 0.05dB	0		0.4535fs	
	-6dB		0.5fs		
Passband Ripple				+/- 0.05	dB
Stopband		0.5465fs			
Stopband Attenuation	f > 0.5465fs	-60			dB
High Pass Filter Corner	-3dB		3.7		Hz
Frequency	-0.5dB		10.4		
	-0.1dB		21.6		
DAC Filter Type 0 (USB n	node, 250fs operation)				
Passband	+/- 0.03dB	0		0.416fs	
	-6dB		0.5fs		
Passband Ripple				+/-0.03	dB
Stopband		0.584fs			
Stopband Attenuation	f > 0.584fs	-50			dB
DAC Filter Type 1 (USB n	node, 272fs or Normal mod	e operation)			
Passband	+/- 0.03dB	0		0.4535fs	
	-6dB		0.5fs		
Passband Ripple				+/- 0.03	dB
Stopband		0.5465fs			
Stopband Attenuation	f > 0.5465fs	-50			dB

Table 43 Digital Filter Characteristics

DAC FILTERS		ADC FILTERS				
Mode	Group Delay	Mode	Group Delay			
0 (250 USB)	11/FS	0 (250 USB)	13/FS			
1 (256/272)	16/FS	1 (256/272)	23/FS			
2 (250 USB, 96k mode)	4/FS	2 (250 USB, 96k mode)	4/FS			
3 (256/272, 88.2/96k mode)	3/FS	3 (256/272, 88.2/96k mode) 3/FS	5/FS			

Table 44 ADC/DAC Digital Filters Group Delay



DAC FILTER RESPONSES

DE-EMPHASIS FILTER RESPONSES




Figure 21 De-emphasis Frequency Response (32kHz)




Figure 22 De-emphasis Frequency Response (44.1kHz)

www.eshine-ic.com 57 11/05/2018 V1.0



Audio Precision 12/08/11 17:16:37

Figure 23 De-emphasis Frequency Response (48kHz)

dem48k.at27



3D STEREO ENHANCEMENT

ADC 3D function




Figure 24 ADC 3D 1.5KHz_200Hz




Figure 25 ADC 3D 1.5KHz_500Hz






Figure 26 ADC 3D 2.2KHz_200Hz




Figure 27 ADC 3D 2.2KHz_500Hz



DAC 3D function




Figure 28 DAC 3D 1.5KHz_200Hz




Figure 29 DAC 3D 1.5KHz_500Hz

www.eshine-ic.com 61 11/05/2018 V1.0



Audio Precision 12/05/11 16:47:32




Figure 30 DAC 3D 2.2KHz_200Hz




Figure 31 DAC 3D 2.2KHz_500Hz



BASS BOOST FUNCTION




Figure 32 FREQUENCY RESPONSE, DIN=-10db BASS_BB=0 BC=0




Figure 33 FREQUENCY RESPONSE, DIN=-10db BASS_BB=0 BC=1

12/05/11 16:07:16



Audio Precision

Audio Precision 12/05/11 15:58:13




Figure 34 FREQUENCY RESPONSE, DIN=-10db BASS_BB=1 BC=0

-0 -1 -2 -3 -4




Figure 35 FREQUENCY RESPONSE, DIN=-10db BASS_BB=1 BC=1

FREQUENCY RESPONSE, DIN=-10db BASS_BB=1 BC=1 m.at27



Audio Precision 12/05/11 15:38:12




Figure 36 FREQUENCY RESPONSE, DIN=-80db BASS_BB=0 BC=0




Figure 37 FREQUENCY RESPONSE, DIN=-80db BASS_BB=0 BC=1



Audio Precision 12/05/11 16:03:38




Figure 38 FREQUENCY RESPONSE, DIN=-10db BASS_BB=1 BC=0




Figure 39 FREQUENCY RESPONSE, DIN=-10db BASS_BB=1 BC=1



Treble Filter Characteristic




Figure 40 treble, DIN=-8dbFS TC=0




Figure 41 treble, DIN=-8dbFS TC=1

www.eshine-ic.com 67 11/05/2018 V1.0



LINE INPUT CONFIGURATION

When LINPUT/RINPUT are used as line inputs, the microphone boost should normally be disabled. In order to avoid clipping, the user must ensure that the input signal does not exceed AVDD. This may require a potential divider circuit in some applications. It is also recommended to remove RF interference picked up on any cables using a simple first-order RC filter, as high-frequency components in the input signal may otherwise cause aliasing distortion in the audio band. AC signals with no DC bias should be fed to the CJC8974A through a DC blocking capacitor, e.g. $10\mu F$.

HEADPHONE OUTPUT CONFIGURATION

Analogue outputs LOUT/ROUT, can drive a 16Ω or 32Ω headphone load, as shown in Figure 43.




Figure 43 Recommended Headphone Output Configurations

The DC blocking capacitors C1 and C2 and the load resistance together determine the lower cut-off frequency, fc. Increasing the capacitance lowers fc, improving the bass response. Smaller capacitance values will diminish the bass response. Assuming a 16 Ohm load and C1, $C2 = 220\mu F$:

$$fc = 1 / 2\pi RLC1 = 1 / (2\pi \times 16\Omega \times 220\mu F) = 45 Hz$$



LINE OUTPUT CONFIGURATION

The analogue outputs, LOUT/ROUT, can be used as line outputs. Recommended external components are shown below.




Figure 44 Recommended Circuit for Line Output

The DC blocking capacitors and the load resistance together determine the lower cut-off frequency, fc. Assuming a 10 k Ω load and C1, C2 = 1 μ F:

fc = 1 /
$$2\pi$$
 (RL+R1) C1 = 1 / $(2\pi$ x 10.1kΩ x 1μF) = 16 Hz

Increasing the capacitance lowers fc, improving the bass response. Smaller values of C1 and C2 will diminish the bass response. The function of R1 and R2 is to protect the line outputs from damage when used improperly.

MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS

To minimize any pop or click noise when the system is powered up or down, the following procedures are recommended.

POWER UP

- Switch on power supplies. By default the CJC8974A is in Standby Mode, the DAC is digitally muted and the Audio Interface, Line outputs and Headphone outputs are all OFF (DACMU = 1 Power Management registers 1 and 2 are all zeros).
- Enable Vmid and VREF.
- Enable DACs as required
- Enable line and / or headphone output buffers as required.
- Set DACMU = 0 to soft-un-mute the audio DACs.

POWER DOWN

- Set DACMU = 1 to soft-mute the audio DACs.
- Disable all output buffers.
- Switch off the power supplies.



POWER MANAGEMENT EXAMPLES

OPERATION			POWI	ER MAN	AGEMI	ENT (1)		POWER MANAGEMENT (2)					
MODE	Ţ.	/R	PG	As	ΑĽ	Cs	MBI	DA	Cs		Output Buffers		
	VREF	AINL/R	PGL	PGR	ADL	ADR		DAL	DAR	LO1	RO1	LO2	RO2
Stereo	1	0	0	0	0	0	0	1	1	1	1	0	0
Headphone													
Playback													
Stereo Line-in	1	1	1	1	1	1	0	0	0	0	0	0	0
Record													
Stereo	1	1	1	1	1	1	1	0	0	0	0	0	0
Microphone									, 1				
Record									\sim				
Mono	1	1	1	0	1	0	1	0	0	0	0	0	0
Microphone													
Record													
Stereo Line-in	1	1	0	0	0	0	0	0	0	1	1	0	0
to Headphone								,					
Out							7						

 Table 45
 Register Settings for Power Management



APPLICATIONS INFORMATION

RECOMMENDED EXTERNAL COMPONENTS




Figure 38 Recommended External Components Diagram

www.eshine-ic.com 71 11/05/2018 V1.0



BRIDGE CONFIGURATION EXPLANATION

As shown in Figure 1, the CJC8974A has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable; the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of Rf to Ri while the second amplifier's gain is fixed by the two internal $40k\Omega$ resistors. Figure 1 shows that the output of amplifier one serves as the input to amplifier two, which results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (Rf/Ri)$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of its load is connected to ground. A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the Audio Power Amplifier Design section.

Another advantage of the differential bridge output is no net DC voltage across load. This results from biasing VO1 and VO2 at the same DC voltage, in this case VDD/2 . This eliminates the coupling capacitor that single supply, singleended amplifiers require. Eliminating an output coupling capacitor in a single-ended configuration forces a single supply amplifier's half-supply bias voltage across the load. The current flow created by the half-supply bias voltage increases internal IC power dissipation and my permanently damage loads such as speakers.

www.eshine-ic.com 72 11/05/2018 V1.0



MINIMISING POP NOISE AT THE ANALOGUE OUTPUTS

To minimize any pop or click noise when the system is powered up or down, the following procedures are recommended.

POWER UP


- Switch on power supplies. By default the CJC8974A is in Standby Mode, the DAC is digitally muted and the Audio Interface, Line outputs and Headphone outputs are all OFF (DACMU = 1 Power Management registers 1 and 2 are all zeros).
- Enable Vmid and VREF.
- Enable DACs as required
- Enable line and / or headphone output buffers as required.
- Set DACMU = 0 to soft-un-mute the audio DACs.

POWER DOWN

- Set DACMU = 1 to soft-mute the audio DACs.
- Disable all output buffers.



PACKAGE DIMENSIONS



		Dimensio	ons (mm)					
Symbols	MIN	NOM	MAX	NOTE				
Α	0.85		1.00	000000000000000000000000000000000000000				
A1	0	0.02	0.05					
A3		0.2 REF						
b	0.18	0.23	0.30	1				
D		5.00 BSC						
D2	3.2	3.3	3.4	2				
E		5.00 BSC						
E2	3.2	3.3	3.4	2				
е		0.5 BSC						
L	0.35	0.4	0.45					
L1			0.1	1				
R	b(min)/2							
K	0.20							
	Tolerance	s of Form an	d Position					
aaa		0.15						
bbb	0.10							
CCC	0.10							
REF:	JEDE	C, MO-220, V	ARIATION V	KKD-2				